Server

IPv4/IPv6 Network Configuration > Refresh

Security

User Password

Exit

Save Changes and Exit

Discard Changes and Exit

Save Changes and Reset

Discard Changes and Reset

Save Changes

Discard Changes

Back quote

`

Tilde

~

Exclamation point

!

At sign

@

Pound sign

#

Dollar sign

$

Percent sign

%

Caret

^

Ampersand sign

&

Asterisk

*

Left parenthesis

(

Right parenthesis

)

Underscore

_

Plus sign

+

Minus sign

-

Equal sign

=

Left bracket

[

Right bracket

]

Back slash

\

Left brace

{

Right brace

}

Vertical bar

|

Semi-colon

;

Apostrophe

'

Colon

:

Quotation marks

"

Comma

,

Dot

.

Forward slash

/

Left angle bracket

< 

Right angle bracket

> 

Question mark

?

BIOS Information

Project Name

Displays the project name.

N/A

Product Name

Displays the product name.

N/A

BIOS Version

Displays the BIOS version.

N/A

System Uuid

Displays the universally unique identifier (UUID) of the system.

N/A

Serial Number

Displays the serial number of the server, a string of 2 to 20 characters. Only uppercase letters and digits are allowed.

N/A

Asset Tag

Specify the asset tag of the server, a case-sensitive string of 2 to 32 characters.

N/A

Build Date and Time

Displays the compiling date and time of the BIOS build.

N/A

Memory Information

Total Memory

Displays the total memory capacity of the system in GB.

N/A

System Language

Displays the language used in the system.

The BIOS supports English and simplified Chinese.

To switch between the languages, press Enter.

English

System Date

Displays the system date. You can change the system date as needed.

The system date is in the format of mm/dd/yyyy. To move between the month, day, and year fields, press Enter or Tab. To change the value for the selected field, use the following method:

·     Press + to increase the value by 1.

·     Press - to decrease the value by 1.

·     Press a numeric key to set the value.

N/A

System Time

Displays the system time. You can change the system time as needed.

The system time is in the format of hh:mm:ss in 24-hour format. To move between the hour, minute, and second fields, press Enter or Tab. To change the value for the selected field, use the following method:

·     Press + to increase the value by 1.

·     Press - to decrease the value by 1.

·     Press a numeric key to set the value.

N/A

AMD CBS

Submenu for configuring processor-related settings.

AMD PBS

Submenu for configuring AMD PBS settings.

Trusted Computing

Submenu for configuring trusted computing.

PSP Firmware Versions

Submenu for viewing firmware version of Platform Security Processor (PSP).

ACPI Settings

Submenu for configuring advanced configuration and power interface (ACPI) settings.

Serial Port Console Redirection

Submenu for configuring serial console port redirection.

CPU Configuration

Submenu for configuring processors.

PCI Subsystem Settings

Submenu for configuring the PCI subsystem.

USB Configuration

Submenu for configuring USB.

CSM Configuration

Submenu for configuring the compatibility support module (CSM).

NVMe Configuration

Submenu for configuring NVMe.

SATA Configuration

Submenu for configuring SATA settings.

Network Configuration

Submenu for configuring network stacks.

Miscellaneous Configuration

Other configuration.

iSCSI Configuration

Submenu for configuring iSCSI settings. This menu is displayed only for Rome processors.

CPU Common Options

Submenu for configuring common processor settings, as shown in Figure 27.

The submenu items are described in Table 9.

DF Common Options

Submenu for configuring common Data Fabric (DF) settings, as shown in Figure 34.

The submenu items are described in Table 16.

UMC Common Options

Submenu for configuring common Unified Memory Controllers (UMC) settings, as shown in Figure 38.

The submenu items are described in Table 20.

NBIO Common Options

Submenu for configuring common Northbridge IO (NBIO) settings, as shown in Figure 45.

The submenu items are described in Table 27.

FCH Common Options

Submenu for configuring common Server/Fusion Controller Hub (FCH) settings, as shown in Figure 48.

The submenu items are described in Table 30.

Performance

Submenu for CPU performance configuration, as shown in Figure 28.

The submenu items are described in Table 10.

N/A

Prefetcher settings

Submenu for configuring CPU prefetcher options, as shown in Figure 33.

The submenu items are described in Table 15.

N/A

Platform First Error Handling

Select whether to enable platform first error handling.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Enabled

Core Performance Boost

Select whether to enable core performance boost.

Options:

·     Enabled.

·     Disabled.

Enabled

Global C-state Control

Select whether to enable CPUs to operate in C-state power saving mode.

This feature enables processors to automatically adjust its power state, voltage, frequency, and power consumption according to the actual situation.

Options:

·     Auto.

·     Enabled—Allows a processor to enter low-consumption state to save power. However, this can increase memory latency and frequency jitter.

·     Disabled.

Disabled

Power Supply Idle Control

Select the option to control power supply in idle state.

Options:

·     Auto.

·     Low Current Idle—Provides low current in idle state.

·     Typical Current Idle—Provides typical current in idle state.

Auto

Local APIC Mode

Select a local Advanced Programmable Interrupt Controller (APIC) mode.

Options:

·     Auto—Automatically sets the mode to xAPIC. If the total number of processor cores exceeds 256, the mode automatically changes to x2APIC.

·     xAPIC—Selects the xAPIC mode.

·     x2APIC—Selects the x2APIC mode. This mode helps OSs run more efficiently on high core count configurations and optimizes interrupt distribution in a virtualized environment.

Auto

ACPI_CST C1 Declaration

Select whether to make the C1 state available for OSs.

Options:

·     Auto.

·     Enabled—Makes the C1 state available for OSs.

·     Disabled—Makes the C1 state unavailable for OSs.

Auto

MCA error thresh enable

Select whether to enable MCA error thresholding.

Options:

·     Auto—Enables MCA error thresholding by default.

·     False—Disables MCA error thresholding.

·     True—Enables MCA error thresholding.

Auto

The default is True for Rome processors.

MCA error thresh count

This item is available only when MCA error thresh enable is set to True.

Set the MCA error threshold in hexadecimal notation.

0xff5

The default is 0x5f for Rome processors.

SMEE

Select whether to enable AMD encryption, including Secure Memory Encryption (SME) and Secure Encrypted Virtualization (SEV).

Options:

·     Enabled.

·     Disabled.

This item is displayed only for Milan processors.

Enabled

OC Mode

Select the overclock settings.

Options:

·     Normal Operation—Uses common settings.

·     Customized—Uses custom settings.

This item is displayed only for Milan processors.

Normal Operation

Custom Core Pstates

Submenu for configuring custom core P-states options, as shown in Figure 30.

The submenu items are described in Table 12.

N/A

CCD/Core/Thread Enablement

Submenu for configuring CCD/core/thread enablement options, as shown in Figure 32.

The submenu items are described in Table 14.

N/A

SMT Control

Select whether to enable Symmetric Multi-Threading (SMT) control.

Options:

·     Enabled.

·     Disabled.

This item is displayed only for Milan processors.

Enabled

Accept

Acknowledge the warning message and access the Custom Core Pstates submenu.

N/A

Custom Pstate0

Select whether to enable customizing Pstate0 settings.

Options:

·     Custom—Allows you to customize Pstate0 settings.

·     Auto.

Auto

Frequency (MHz)

This item is available only when Custom Pstate0 is set to Custom.

Displays the core frequency for Pstate0.

N/A

Voltage (uV)

This item is available only when Custom Pstate0 is set to Custom. This item is not displayed for Milan processors.

Displays the voltage for Pstate0.

N/A

Pstate0 FID

This item is available only when Custom Pstate0 is set to Custom. This item is not displayed for Milan processors.

Set the Pstate0 frequency ID (FID). Current operating frequency = 200MHz × FID/DID.

N/A

Pstate0 DID

This item is available only when Custom Pstate0 is set to Custom. This item is not displayed for Milan processors.

Set the Pstate0 divisor ID (DID).

N/A

Pstate0 VID

This item is available only when Custom Pstate0 is set to Custom. This item is not displayed for Milan processors.

Set the Pstate0 voltage ID (DID).

N/A

Custom Pstate1

Select whether to enable customizing Pstate1 settings. This item is not displayed for Milan processors.

Options:

·     Disabled—Disables configuring Pstate1 settings.

·     Custom—Allows you to customize Pstate1 settings.

·     Auto.

Auto

Frequency (MHz)

This item is available only when Custom Pstate0 is set to Custom.

Displays the core frequency for Pstate1.

N/A

Voltage (uV)

This item is available only when Custom Pstate1 is set to Custom.

Displays the voltage for Pstate1.

N/A

Pstate1 FID

This item is available only when Custom Pstate1 is set to Custom.

Set the Pstate1 FID. Current operating frequency = 200MHz × FID/DID.

N/A

Pstate1 DID

Set the Pstate1 DID.

This item is available only when Custom Pstate1 is set to Custom.

N/A

Pstate1 VID

This item is available only when Custom Pstate1 is set to Custom.

Set the Pstate1 DID.

N/A

Custom Pstate2

Select whether to enable customizing Pstate2 settings. This item is not displayed for Milan processors.

Options:

·     Disabled—Disables configuring Pstate2 settings.

·     Custom—Allows you to customize Pstate2 settings.

·     Auto.

Auto

Frequency (MHz)

This item is available only when Custom Pstate0 is set to Custom.

Displays the core frequency for Pstate2.

N/A

Voltage (uV)

This item is available only when Custom Pstate2 is set to Custom.

Displays the voltage for Pstate2.

N/A

Pstate2 FID

This item is available only when Custom Pstate2 is set to Custom.

Set the Pstate2 FID. Current operating frequency = 200MHz × FID/DID.

N/A

Pstate2 DID

This item is available only when Custom Pstate2 is set to Custom.

Set the Pstate2 DID.

N/A

Pstate2 VID

This item is available only when Custom Pstate2 is set to Custom.

Set the Pstate1 DID.

N/A

Accept

Acknowledge the warning message and access the CCD/Core/Thread Enablement submenu.

This item is not displayed for Milan processors.

N/A

SMT Control

Select whether to enable simultaneous multithreading (SMT) control.

Options:

·     Enabled.

·     Disabled.

S3 sleeping state is not supported when STM control is disabled.

Enabled

L1 Stream HW Prefetcher

Select whether to enable the level-1 stream hardware prefetcher.

Options:

·     Auto—The level-1 stream hardware prefetcher is typically enabled by default.

·     Disabled.

·     Enabled.

Auto

L2 Stream HW Prefetcher

Select whether to enable the level-2 stream hardware prefetcher.

Options:

·     Auto—The level-2 stream hardware prefetcher is typically enabled by default.

·     Disabled.

·     Enabled.

Auto

Scrubber

Submenu for DRAM scrubbing configuration, as shown in Figure 35.

The submenu items are described in Table 17.

N/A

Memory Addressing

Submenu for memory addressing configuration, as shown in Figure 36.

The submenu items are described in Table 18.

N/A

Link

Submenu for link speed configuration, as shown in Figure 37.

The submenu items are described in Table 19.

N/A

DRAM scrub time

Set the memory scrub duration.

Options:

·     Disabled.

·     1 hour.

·     4 hours.

·     8 hours.

·     16 hours.

·     24 hours.

·     48 hours.

·     Auto—This option is recommended. The scrub duration is 24 hours by default.

Auto

Poison scrubber control

Select whether to enable poison scrubber control. This feature marks uncorrectable errors in DRAM to avoid delay errors in subsequent accesses.

Options:

·     Auto—This feature is automatically enabled by default.

·     Enabled.

·     Disabled.

Auto

NUMA nodes per socket

Specify the number of desired NUMA nodes per socket (NPS).

Options:

·     NPS0.

·     NPS1.

·     NPS2.

·     NPS4.

·     Auto—The default is set to NPS1 automatically.

Auto

Memory interleaving

Select whether to enable memory interleaving.

Options:

·     Auto.

·     Disabled. If this feature is disabled, the configuration of the NUMA nodes per socket parameter does not take effect.

Auto

4-link xGMI max speed

Specify the maximum speed of 4-link xGMI.

Options:

·     13Gbps.

·     16Gbps.

·     18Gbps.

·     Auto.

Auto

3-link xGMI max speed

Specify the maximum speed of 3-link xGMI.

Options:

·     10Gbps.

·     13Gbps.

·     16Gbps.

·     18Gbps.

·     Auto.

Auto

DDR4 Common Options

Submenu for setting common DDR4 options, as shown in Figure 39.

The submenu items are described in Table 21.

N/A

DRAM Memory Mapping

Submenu for configuring DRAM memory mapping settings, as shown in Figure 44.

The submenu items are described in Table 26.

N/A

DRAM Timing Configuration

Submenu for configuring DRAM timing settings, as shown in Figure 41.

The submenu items are described in Table 23.

N/A

Common RAS

Submenu for setting common RAS options, as shown in Figure 42.

The submenu items are described in Table 24.

N/A

Accept

Acknowledge the warning message and access the DRAM Timing Configuration submenu.

N/A

Overclock

Select whether to enable memory overclock.

Options:

·     Enabled.

·     Auto—The system might enable memory overclock within the specified range.

Auto

Memory Clock Speed

This item is available only when Overclock is set to Enabled.

Set the memory clock speed.

By default, the memory clock speed is automatically adjusted depending on DIMM installation method. If you install 1 DIMM per channel (1DPC), the speed is automatically set to 2666MT/s. If you install 2DPC in one channel, the speed is automatically set to 2400 MT/s.

To use other a memory clock speed than the default one, set the speed as needed.

Options:

·     Auto—This option is not available when you install 2DPC in one channel.

·     2133 MT/s.

·     2400 MT/s.

·     2666 MT/s.

·     2933 MT/s.

Auto

Data Poisoning

Select whether to enable data poisoning.

Options:

·     Enabled—Allows the system to continue operating even when uncorrectable errors are detected. This option takes effect only when the OS also supports data poisoning.

·     Disabled.

·     Auto.

Auto

DRAM Post Package Repair

Select whether to enable DRAM post package repair.

Options:

·     Enabled.

·     Disabled.

Disabled

RCD Parity

Select whether to enable RCD parity.

Options:

·     Enabled.

·     Disabled.

·     Auto.

The system can perform parity check on RDIMMs only when all installed RDIMMs support parity check.

Auto

DRAM Address Command Parity Retry

Select whether to enable DRAM address command parity retry.

Options:

·     Enabled.

·     Disabled.

·     Auto.

Auto

Max Parity Error Replay

Set the maximum number of parity error retries in hexadecimal notation.

This item is configurable only when DRAM Address Command Parity Retry is set to Enabled.

8

Write CRC Enable

Select whether to enable the write CRC feature.

Options:

·     Enabled—Enables the system to examine the memory and correct memory data bus errors during memory writing.

·     Disabled.

·     Auto.

Auto

DRAM Write CRC Enable and Retry Limit

Select whether to enable DRAM write CRC and retry limit.

Options:

·     Enabled.

·     Disabled.

·     Auto.

Auto

Max Write CRC Error Replay

Set the maximum number of write CRC error retries in hexadecimal notation.

This item is configurable only when DRAM Write CRC Enable and Retry Limit is set to Enabled.

8

Disable Memory Error Injection

Select whether to disable memory error injection.

Options:

·     False—Does not disable memory error injection.

·     True—Disables memory error injection.

True

ECC Configuration

Submenu for ECC configuration, as shown in Figure 43.

DRAM ECC Symbol Size

Set the DRAM ECC symbol size.

Options:

·     ×4.

·     ×8.

·     ×16.

·     Auto.

Auto

DRAM UECC Retry

Select whether to enable DRAM uncorrectable ECC error (UECC) retry.

Options:

·     Enabled.

·     Disabled.

·     Auto.

Auto

Chipselect Interleaving

Select whether to enable interleaving memory blocks across the DRAM chip selects.

Auto

IOMMU

Select whether to enable I/O memory management unit (IOMMU).

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

ACS Enable

Select whether to enable access control services (ACS).

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

SMU Common Options

Submenu for setting common SMU options, as shown in Figure 46.

The submenu items are described in Table 28.

N/A

NBIO RAS Common Options

Submenu for setting common NBIO RAS options, as shown in Figure 47.

The submenu items are described in Table 29.

N/A

Enable AER Cap

Select whether to enable the advanced error reporting capability.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

Determinism Control

Select whether to enable determinism control.

Options:

·     Auto—Uses the fused determinism.

·     Manual—Customizes the determinism.

Manual

Determinism Slider

This item is available only when Determinism Control is set to Manual.

Set the determinism settings.

Options:

·     Auto—Uses the default performance determinism settings.

·     Power—Indicates the energy saving first mode.

·     Performance—Indicates the performance first mode.

Performance

EfficiencyModeEn

Select whether to enable the high performance mode.

Options:

·     Enabled.

·     Disabled.

Disabled

xGMI Link Width Control

Select whether to enable xGMI link width control.

Options:

·     Auto—Sets xGMI link width control automatically.

·     Manual—Customizes xGMI link width control.

Auto

xGMI Force Link Width

This item is available only when xGMI Link Width Control is set to Manual.

Set the xGMI force link width.

Options:

·     0.

·     1.

·     2.

2

xGMI Force Link Width Control

This item is available only when xGMI Link Width Control is set to Manual.

Select whether to enable xGMI force link width control.

Options:

·     Unforce—Sets xGMI link width control automatically.

·     Force—Customizes xGMI link width control.

Unforce

xGMI Max Link Width

This item is available only when xGMI Max Link Width Control is set to Manual.

Set the xGMI max link width.

Options:

·     0.

·     1.

1

xGMI Max Link Width Control

Select whether to enable xGMI max link width control.

Options:

·     Auto—Sets xGMI max link width control automatically.

·     Manual—Customizes xGMI max link width control.

Auto

APBDIS

Configure Algorithm Performance Boost Disable (APBDIS).

Options:

·     Auto—The system uses the non-mission mode automatically.

·     0—Uses the non-mission mode.

·     1—Uses the mission mode.

Auto

DF Cstates

Select whether to enable DF C-states.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Disabled

Fixed SOC Pstate

This item is available only when APBDIS is set to 1.

Set the fixed SOC P-state value.

Options:

·     Auto.

·     P0.

·     P1.

·     P2.

·     P3.

P0

The default is Auto for Milan processors.

CPPC

Select whether to enable collaborative processor performance control (CPPC).

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

NBIO RAS Control

Set NBIO RAS control.

Options:

·     Disabled—Disables NBIO RAS.

·     MCA—Enables MCA.

·     Legacy—Uses the traditional NBIO RAS method.

·     Auto—Allows processors to manage NBIO RAS control.

Auto

PCIe Aer Reporting Mechanism

Select the method of reporting AER errors from PCIe.

Options:

·     Firmware First—Handles errors through generation of a system management interrupt (SMI).

·     OS First—Handles errors through generation of a system control interrupt (SCI).

·     MCA—Reports errors through MCA. This item is not displayed for Milan processors.

·     Auto—Uses the default method adopted by processors.

Auto

Edpc Control

Select whether to enable enhanced downstream port containment (eDPC) control on the PCIe root ports that connect to external PCIe devices.

Options:

·     Disabled.

·     Enabled.

·     Auto.

Disabled

NBIO Poison Consumption

Select whether to enable NBIO poison consumption.

Options:

·     Disabled.

·     Enabled.

·     Auto.

Auto

SATA Configuration Options

Submenu for configuring SATA settings, as shown in Figure 49.

The submenu items are described in Table 31.

N/A

USB Configuration Options

Submenu for configuring USB settings, as shown in Figure 50.

The submenu items are described in Table 32.

N/A

SATA Enable

Select whether to enable OnChip SATA controller.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

XHCI Controller0 enable

Select whether to enable XHCI controller 0.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

XHCI Controller1 enable

Select whether to enable XHCI controller 1.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

MCM USB enable

Submenu for configuring MCM USB enablement settings, as shown in Figure 51.

The submenu items are described in Table 33.

N/A

XHCI2 enable (Socket2)

Select whether to enable XHCI controller 2.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

XHCI3 enable (Socket2)

Select whether to enable XHCI controller 3.

Options:

·     Auto.

·     Enabled.

·     Disabled.

Auto

RAS

Submenu for configuring RAS settings, as shown in Figure 53.

The submenu items are described in Table 35.

N/A

SPI Locking

Select whether to enable SPI locking for protecting the ROM part.

Options:

·     Disabled.

·     Enabled.

Disabled

SRIS mode debug

Select whether to enable the SRIS debugging mode.

Options:

·     Disabled.

·     Enabled.

·     Auto.

Auto

Skip interval

This item is available only when SRIS mode debug is set to Enabled.

Set the skip intervals for SKP generation.

Options:

·     1506;144;6050;640.

·     1538;154;6068;656.

·     1358;128;6032;624.

·     1180;112;5996;608.

1506;144;6050;640

LOWER_SKP_OS_GEN_SUPPORT

This item is available only when SRIS mode debug is set to Enabled.

Specify the lowest PCIe version that supports the generation of SKP ordered sets.

Options:

·     Disabled.

·     Gen1: PCIe 1.0.

·     Gen2: PCIe 2.0.

·     Gen3: PCIe 3.0.

·     Gen4: PCIe 4.0.

Disabled

LOWER_SKP_OS_RCV_SUPPORT

This item is available only when SRIS mode debug is set to Enabled.

Specify the lowest PCIe version that supports the receiving of SKP ordered sets.

Options:

·     Disabled.

·     Gen1: PCIe 1.0.

·     Gen2: PCIe 2.0.

·     Gen3: PCIe 3.0.

·     Gen4: PCIe 4.0.

Disabled

SRIS Autodetect

Select whether to enable SRIS auto detection.

Options:

·     Disabled.

·     Enabled.

·     Auto.

Auto

SKP Interval Selection Mode

This item is available only when SRIS Autodetect is set to Enabled.

Specify the SKP interval selection mode.

Options:

·     SKP ordered set Interval Lock Mode.

·     Dynamic SKP ordered set Interval Mode.

·     Far End Nominal Empty Mode.

Dynamic SKP ordered set Interval Mode

Autodetect Factor

This item is available only when SRIS Autodetect is set to Enabled.

Specify the auto detection factor.

Options:

·     1x.

·     0.95x.

·     0.9x.

·     0.85x.

1x

RAS Periodic SMI Control

Select whether to enable RAS periodic SMI for reporting polling errors.

Options:

·     Enabled.